icestation-32 VS darkriscv

Compare icestation-32 vs darkriscv and see what are their differences.

darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night! (by darklife)
InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
icestation-32 darkriscv
1 3
149 1,900
- 2.2%
0.0 6.3
6 months ago 29 days ago
Verilog Verilog
MIT License BSD 3-clause "New" or "Revised" License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

icestation-32

Posts with mentions or reviews of icestation-32. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-12-04.

darkriscv

Posts with mentions or reviews of darkriscv. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-08-20.

What are some alternatives?

When comparing icestation-32 and darkriscv you can also consider the following projects:

kill-sticky - Bookmarklet to remove sticky elements and restore scrolling to web pages!

biriscv - 32-bit Superscalar RISC-V CPU

serv - SERV - The SErial RISC-V CPU

XiangShan - Open-source high-performance RISC-V processor

riscv - RISC-V CPU Core (RV32IM)

VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation

Cores-VeeR-EH1 - VeeR EH1 core

friscv - RISCV CPU implementation in SystemVerilog

meta-riscv - OpenEmbedded/Yocto layer for RISC-V Architecture

f4pga-examples - Example designs showing different ways to use F4PGA toolchains.

open-fpga-verilog-tutorial - Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

ice-chips-verilog - IceChips is a library of all common discrete logic devices in Verilog