Verilog Rtl

Open-source Verilog projects categorized as Rtl

Top 4 Verilog Rtl Projects

  1. darkriscv

    opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

    Project mention: Opensouce RISC-V CPU core implemented in Verilog from scratch in one night | news.ycombinator.com | 2025-03-16
  2. InfluxDB

    InfluxDB – Built for High-Performance Time Series Workloads. InfluxDB 3 OSS is now GA. Transform, enrich, and act on time series data directly in the database. Automate critical tasks and eliminate the need to move data externally. Download now.

    InfluxDB logo
  3. OpenROAD

    OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

    Project mention: Apple will soon receive 'made in America' chips from TSMC's Arizona fab | news.ycombinator.com | 2025-01-14
  4. OpenROAD-flow-scripts

    OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

  5. FPGA-SDcard-Reader

    An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。

NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020).

Verilog Rtl discussion

Log in or Post with

Verilog Rtl related posts

  • Chisel: A Modern Hardware Design Language

    6 projects | news.ycombinator.com | 27 Dec 2023
  • Simple skid buffer implementation

    3 projects | /r/FPGA | 10 Jan 2023
  • VLSI Tools

    6 projects | /r/chipdesign | 14 Dec 2022
  • Any recommendations for an RTL "standard library"?

    9 projects | /r/FPGA | 18 Nov 2021
  • Share some github FPGA projects (bonus if they include C++, Python, or other files)

    15 projects | /r/FPGA | 14 Sep 2021
  • A note from our sponsor - SaaSHub
    www.saashub.com | 17 Jun 2025
    SaaSHub helps you find the best software and product alternatives Learn more →

Index

What are some of the best open-source Rtl projects in Verilog? This list will help you:

# Project Stars
1 darkriscv 2,344
2 OpenROAD 1,999
3 OpenROAD-flow-scripts 439
4 FPGA-SDcard-Reader 302

Sponsored
InfluxDB – Built for High-Performance Time Series Workloads
InfluxDB 3 OSS is now GA. Transform, enrich, and act on time series data directly in the database. Automate critical tasks and eliminate the need to move data externally. Download now.
www.influxdata.com

Did you know that Verilog is
the 56th most popular programming language
based on number of references?