Any recommendations for an RTL "standard library"?

This page summarizes the projects mentioned and recommended in the original post on /r/FPGA

CodeRabbit: AI Code Reviews for Developers
Revolutionize your code reviews with AI. CodeRabbit offers PR summaries, code walkthroughs, 1-click suggestions, and AST-based analysis. Boost productivity and code quality across all major languages with each PR.
coderabbit.ai
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
  1. basejump_stl

    BaseJump STL: A Standard Template Library for SystemVerilog

    https://github.com/bespoke-silicon-group/basejump_stl maybe?

  2. CodeRabbit

    CodeRabbit: AI Code Reviews for Developers. Revolutionize your code reviews with AI. CodeRabbit offers PR summaries, code walkthroughs, 1-click suggestions, and AST-based analysis. Boost productivity and code quality across all major languages with each PR.

    CodeRabbit logo
  3. fusesoc

    Package manager and build abstraction tool for FPGA/ASIC development

    FuseSoC is an RTL package manager. It will automatically download the latest versions of required components when you build. It also comes with a bunch of great options for components here:

  4. fusesoc-cores

    FuseSoC standard core library

  5. tiny-cores

    Collection of assorted small cores

  6. axi

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    Hi, I’m one of the developers of basejump. It’s pretty awesome, especially if you’re targeting ASIC. Nearly all the components have been through multiple advanced node tapeouts. The only weakness I see is a lack of AXI components. So I may suggest https://github.com/pulp-platform/axi to supplement

  7. opentitan

    OpenTitan: Open source silicon root of trust

    Opentitan has a library of well-written system verilog modules here. It's not trying to be a collection for everything one might need, but the superb quality of the code makes it worth to go have a look if there's a chance they may have what you're looking for.

  8. surf

    A huge VHDL library for FPGA development (by slaclab)

  9. SaaSHub

    SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives

    SaaSHub logo
  10. satcat5

    SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.

  11. chisel

    Chisel: A Modern Hardware Design Language (by chipsalliance)

    I think https://www.chisel-lang.org/ which is a high level language that compiles down to Verilog that uses the Scala language as a host. This means you can write components as Scala classes. One of the design goals of Chisel was parametric design reuse, so it should be amenable to an RTL standard library.

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • 1800-2023 – IEEE Standard for SystemVerilog

    1 project | news.ycombinator.com | 17 Apr 2024
  • fusesoc VS vextproj - a user suggested alternative

    2 projects | 28 Mar 2024
  • Chisel: A Modern Hardware Design Language

    6 projects | news.ycombinator.com | 27 Dec 2023
  • Is RISC-V ready for HPC? Evaluating the 64-core Sophon SG2042 RISC-V CPU

    3 projects | news.ycombinator.com | 10 Dec 2023
  • Cascade: CPU Fuzzing via Intricate Program Generation

    3 projects | news.ycombinator.com | 23 Oct 2023

Did you know that Verilog is
the 44th most popular programming language
based on number of references?