Any recommendations for an RTL "standard library"?

• basejump_stl

  4 445 6.2 SystemVerilog

  BaseJump STL: A Standard Template Library for SystemVerilog

  

https://github.com/bespoke-silicon-group/basejump_stl maybe?

• fusesoc

  12 1,115 7.6 Python

  Package manager and build abstraction tool for FPGA/ASIC development

FuseSoC is an RTL package manager. It will automatically download the latest versions of required components when you build. It also comes with a bunch of great options for components here:

• WorkOS

  workos.com sponsored

  The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.

  

• fusesoc-cores

  1 97 4.5

  FuseSoC standard core library

  

• tiny-cores

  1 9 10.0 Verilog

  Collection of assorted small cores

  

• axi

  3 920 6.8 SystemVerilog

  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

  

Hi, I’m one of the developers of basejump. It’s pretty awesome, especially if you’re targeting ASIC. Nearly all the components have been through multiple advanced node tapeouts. The only weakness I see is a lack of AXI components. So I may suggest https://github.com/pulp-platform/axi to supplement

• opentitan

  14 2,349 10.0 SystemVerilog

  OpenTitan: Open source silicon root of trust

  

Opentitan has a library of well-written system verilog modules here. It's not trying to be a collection for everything one might need, but the superb quality of the code makes it worth to go have a look if there's a chance they may have what you're looking for.

• surf

  1 284 8.9 VHDL

  A huge VHDL library for FPGA development (by slaclab)

  

• InfluxDB

  www.influxdata.com sponsored

  Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

  

• satcat5

  25 386 3.8 VHDL

  SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.

  

• chisel

  25 3,708 9.7 Scala

  Chisel: A Modern Hardware Design Language (by chipsalliance)

  

I think https://www.chisel-lang.org/ which is a high level language that compiles down to Verilog that uses the Scala language as a host. This means you can write components as Scala classes. One of the design goals of Chisel was parametric design reuse, so it should be amenable to an RTL standard library.

Suggest a related project