icestation-32
serv
icestation-32 | serv | |
---|---|---|
1 | 22 | |
153 | 1,467 | |
- | - | |
0.0 | 7.9 | |
about 1 year ago | about 1 month ago | |
Verilog | Verilog | |
MIT License | ISC License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
icestation-32
-
The 8-Bit Era: Eight Iconic Processor Designs – By Babbage
> Or maybe there's a RV32I community for writing retro style games, with some simple graphics support?
Wow, https://github.com/dan-rodrigues/icestation-32 looks cool. Sorry for the comment spam. :)
serv
-
Flexible RISC-V Processor: Could Cost Less Than a Dollar
For those who don't know SERV is a serial RISC-V architecture - really small, fits in a Tiny Tapeout tile
https://github.com/olofk/serv
- SERV – The SErial RISC-V CPU
-
RISC-V support in Android just got a big setback
> Right now, most devices on the market do not support the C extension
This is not true and easily verifiable.
The C extension is defacto required, the only cores that don't support it are special purpose soft cores.
C extension in the smallest IP available core https://github.com/olofk/serv?tab=readme-ov-file
Supports M and C extensions https://github.com/YosysHQ/picorv32
Another sized optimized core with C extension support https://github.com/lowrisc/ibex
C extension in the 10 cent microcontroller https://www.wch-ic.com/products/CH32V003.html
This one should get your goat, it implements as much as it can using only compressed instructions https://github.com/gsmecher/minimax
- SERV: A bit-serial RISC-V core
- SERV – open-source Tiny SErial RISC-V CPU
- How many LUT for an 8 bit CPU?
-
Minimax: a Compressed-First, Microcoded RISC-V CPU
In short: it works, though the implementation lacks the crystal clarity of FemtoRV32 and PicoRV32. The core is larger than SERV but has higher IPC and (very arguably) a more conventional implementation. The compressed instruction set is easier to expand into regular RV32I instructions than it is to execute directly.
-
Apple to Move a Part of Its Embedded Cores to RISC-V
https://github.com/olofk/serv
-
I have created a Reddit community about PicoBlaze soft processor...
As for the size advantage: this mattered more when LUTs were precious and when PicoBlaze's competition was either similarly unorthodox (J1 Forth CPU) or several times larger (MicroBlaze). Nowadays, there are very small RISC-V cores like FemtoRV32 Quark or SERV. RISC-V benefits from mainstream open-source tooling and has momentum that's hard to beat.
What are some alternatives?
kill-sticky - Bookmarklet to remove sticky elements and restore scrolling to web pages!
riscv-cores-list - RISC-V Cores, SoC platforms and SoCs
noscript - The popular NoScript Security Suite browser extension.
neorv32 - :desktop_computer: A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
exorsim - Motorola M6800 (6800) Exorciser / SWTPC emulator
psram-tang-nano-9k - An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA
rv003usb - CH32V003 RISC-V Pure Software USB Controller
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
IronOS - Open Source Soldering Iron firmware
neo430 - :computer: A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
edalize - An abstraction library for interfacing EDA tools