serv
neorv32
Our great sponsors
| serv | neorv32 | |
|---|---|---|
| 16 | 71 | |
| 914 | 1,038 | |
| - | - | |
| 6.6 | 9.8 | |
| about 1 month ago | 6 days ago | |
| Verilog | VHDL | |
| ISC License | BSD 3-clause "New" or "Revised" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
serv
- How many LUT for an 8 bit CPU?
-
Minimax: a Compressed-First, Microcoded RISC-V CPU
In short: it works, though the implementation lacks the crystal clarity of FemtoRV32 and PicoRV32. The core is larger than SERV but has higher IPC and (very arguably) a more conventional implementation. The compressed instruction set is easier to expand into regular RV32I instructions than it is to execute directly.
-
Apple to Move a Part of Its Embedded Cores to RISC-V
https://github.com/olofk/serv
-
I have created a Reddit community about PicoBlaze soft processor...
As for the size advantage: this mattered more when LUTs were precious and when PicoBlaze's competition was either similarly unorthodox (J1 Forth CPU) or several times larger (MicroBlaze). Nowadays, there are very small RISC-V cores like FemtoRV32 Quark or SERV. RISC-V benefits from mainstream open-source tooling and has momentum that's hard to beat.
-
RISC-V announces first new specifications of 2022 adding to 16 ratified in 2021
The RISC-V spec does allow non-trapping behavior and SeRV in particular has non-trapping behavior, which is an important part of how it can fit into 200 4-input LUTs.
-
looking for 16 bit RISC ISA to implement on cyclon IV FPGA
SERV has an RV32I ISA. It is really light. I am sure it will fit.
- Risc-v with minimum number of gates
- Olof Kindgren on LinkedIn: We have a new world record! 6000 RISC-V cores in a single chip!
-
RISCV sim through Verilator
I have tested SERV on Verilator. It was working without any problems.
-
Glacial – microcoded RISC-V core designed for low FPGA resource utilization
Along the same lines of minimizing the amount of logic used at the cost of cycles, there's SERV which uses a bit-serial implementation with a 1-bit data path: https://github.com/olofk/serv
From time to time, I have been tempted to design a RISC-V implementation out of discrete TTL components. Sure, there are plenty of projects out there to build your own processor from scratch, but most of them aren't LLVM targets!
The 32-bit datapaths and need for so many registers makes it a bit daunting to approach directly. That approach would probably end up similar in scale to a MIPS implementation I once saw done like that. (Can't find the link, but it was about half a dozen A4-sized PCBs).
Retreating to an 8-bit microcoded approach and lifting all the registers and complexity into RAM and software is a very attractive idea. It's not like it would ever be a speed demon, either way.
neorv32
-
SUGGEST AN OPEN SOURCE RISC-V CORE DESIGNED IN VERILOG
GitHub - stnolting/neorv32: 🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL. this one is good but is written in VHDL though
-
Anyone want to share some embedded projects they have done?
Maybe not a classic (whatever that means...) project, but I am working (together with others) on a RISC-V microcontroller for FPGAs: https://github.com/stnolting/neorv32
- Mapping compressed 'C' instructions to their 32b counterparts.
-
Uploading software program to a custom processor design on a Nexys A7
https://github.com/stnolting/neorv32 ;)
- A tiny and open-source (BSD) RISC-V SoC for (all!) FPGAs
- Looking for help with RISC-V softcore and VHDL
-
Risc-v rv32i softcore processor for Zybo-z7-10
How about the NEORV32?
-
RISC-V Verilog tutorials
This VHDL RISC-V SoC has a lot of documentation: https://github.com/stnolting/neorv32
-
How to verify Embench Benchmark in a RISC-V core?
I am not sure about Embench, but you could start with "porting" CoreMark as there are several implementations out there (like this one).
This highly depends on your RISC-V system. If you already have a UART you can use that to output data via printf (for example using newlib's system calls). But in most cases is pretty oversized as it requires 100s of kB of memory. I think it would be better to use some kind of "embedded printf" like this from the example provided above and just add the according "putc" function to send one char to your UART.
What are some alternatives?
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
linux-on-litex-vexriscv - Linux on LiteX-VexRiscv
picoMIPS - picoMIPS processor doing affine transformation
upduino-projects - Various VHDL projects I've worked on for the Upduino v2.0 and v3.0
chipyard - An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
fpga-zynq - Support for Rocket Chip on Zynq FPGAs
linux-on-litex-rocket - Run 64-bit Linux on LiteX + RocketChip
wb2axip - Bus bridges and other odds and ends
riscv-cores-list - RISC-V Cores, SoC platforms and SoCs
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
riscv-arch-test
openFPGALoader - Universal utility for programming FPGA