Verilog risc-v

Open-source Verilog projects categorized as risc-v
Edit details
Verilog Fpga Rv32i Riscv Asic
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured

Top 10 Verilog risc-v Projects

risc-v

  • darkriscv

    opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

  • SaaSHub

    SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives

    SaaSHub logo

  • serv

    SERV - The SErial RISC-V CPU

    Project mention: Flexible RISC-V Processor: Could Cost Less Than a Dollar | news.ycombinator.com | 2024-09-29

    For those who don't know SERV is a serial RISC-V architecture - really small, fits in a Tiny Tapeout tile

    https://github.com/olofk/serv

  • riscv

    RISC-V CPU Core (RV32IM)

  • biriscv

    32-bit Superscalar RISC-V CPU

  • Hazard3

    3-stage RV32IMACZb* processor with debug

    Project mention: Box64 and RISC-V in 2024: What It Takes to Run the Witcher 3 on RISC-V | news.ycombinator.com | 2024-08-26

    None of this is new. None of it.

    In fact, bitfield extract is such an obvious oversight that it is my favourite example of how idiotic the RISCV ISA is (#2 is lack of sane addressing modes).

    Some of the better RISCV designs, in fact, implement a custom instr to do this, eg: BEXTM in Hazard3: https://github.com/Wren6991/Hazard3/blob/stable/doc/hazard3....

  • icestation-32

    Compact FPGA game console

    Project mention: The 8-Bit Era: Eight Iconic Processor Designs – By Babbage | news.ycombinator.com | 2023-12-04

    > Or maybe there's a RV32I community for writing retro style games, with some simple graphics support?

    Wow, https://github.com/dan-rodrigues/icestation-32 looks cool. Sorry for the comment spam. :)

  • airisc_core_complex

    Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.

  • RISC-V

    Design implementation of the RV32I Core in Verilog HDL with Zicsr extension

  • ITA-CORES

    RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32

    Project mention: SoC RISC-V: An ASIC Implementation of the FEMTORV32 | news.ycombinator.com | 2023-12-20

  • fpga_riscv_cpu

    fpga verilog risc-v rv32i cpu

NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020).

Verilog risc-v discussion

Log in or Post with

Verilog risc-v related posts

Index

What are some of the best open-source risc-v projects in Verilog? This list will help you:

Project Stars
1 darkriscv 2,098
2 serv 1,403
3 riscv 1,197
4 biriscv 838
5 Hazard3 660
6 icestation-32 152
7 airisc_core_complex 81
8 RISC-V 61
9 ITA-CORES 39
10 fpga_riscv_cpu 10

Sponsored
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com