serv VS zipversa

Compare serv vs zipversa and see what are their differences.

serv

SERV - The SErial RISC-V CPU (by olofk)

zipversa

A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure (by ZipCPU)
Our great sponsors
  • SonarLint - Clean code begins in your IDE with SonarLint
  • InfluxDB - Build time-series-based applications quickly and at scale.
  • SaaSHub - Software Alternatives and Reviews
serv zipversa
16 1
911 11
- -
6.5 0.0
about 1 month ago about 3 years ago
Verilog Verilog
ISC License -
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

serv

Posts with mentions or reviews of serv. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-11-11.

zipversa

Posts with mentions or reviews of zipversa. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-08-29.

What are some alternatives?

When comparing serv and zipversa you can also consider the following projects:

neorv32 - 🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

riscv-cores-list - RISC-V Cores, SoC platforms and SoCs

fusesoc - Package manager and build abstraction tool for FPGA/ASIC development

edalize - An abstraction library for interfacing EDA tools

riscv_verilator_model - RISCV model for Verilator/FPGA targets

ContrAlto - This repository contains the source code for Living Computers: Museum+Labs's Xerox Alto emulator, ContrAlto.

IronOS - Open Source Soldering Iron firmware for Miniware and Pinecil

psram-tang-nano-9k - An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA

minimax - Minimax: a Compressed-First, Microcoded RISC-V CPU

glacial - Glacial - microcoded RISC-V core designed for low FPGA resource utilization

neo430 - :computer: A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

panologic - PanoLogic Zero Client G1 reverse engineering info