RISCV sim through Verilator

This page summarizes the projects mentioned and recommended in the original post on reddit.com/r/FPGA

Our great sponsors
  • InfluxDB - Build time-series-based applications quickly and at scale.
  • SonarQube - Static code analysis for 29 languages.
  • SaaSHub - Software Alternatives and Reviews
  • riscv_verilator_model

    RISCV model for Verilator/FPGA targets

    So far I have found only this repo : https://github.com/aignacio/riscv_verilator_model.git (does not work for me yet)

  • zipversa

    A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure

    Have you checked out this one? That one should have a PicoRV32 running under Verilator.

  • InfluxDB

    Build time-series-based applications quickly and at scale.. InfluxDB is the Time Series Platform where developers build real-time applications for analytics, IoT and cloud-native services. Easy to start, it is available in the cloud or on-premises.

  • serv

    SERV - The SErial RISC-V CPU

    I have tested SERV on Verilator. It was working without any problems.

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts