serv VS psram-tang-nano-9k

Compare serv vs psram-tang-nano-9k and see what are their differences.


SERV - The SErial RISC-V CPU (by olofk)


An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA (by zf3)
Our great sponsors
  • InfluxDB - Access the most powerful time series database as a service
  • SonarLint - Clean code begins in your IDE with SonarLint
  • SaaSHub - Software Alternatives and Reviews
serv psram-tang-nano-9k
16 5
941 16
- -
6.1 4.1
8 days ago 5 months ago
Verilog Verilog
ISC License Apache License 2.0
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.


Posts with mentions or reviews of serv. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-11-11.


Posts with mentions or reviews of psram-tang-nano-9k. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-10-10.
  • Open HyperRAM interface for Nano 9K
    2 projects | | 10 Oct 2022
    I added a note about his to the controller's readme. "Quick discussion about going above 83Mhz".
    2 projects | | 10 Oct 2022
    Reading the GitHub code at , I think it is missing the needed timing constraints for telling the timing analyser about the relationship between the PSRAM output data signals and the two clocks (shifted and unshifted).
  • Gowin: PSRAM unusable on Tang Nano 9K: stuck in Wrapped Burst mode in read and write operations (HyperRAM on Tang Nano 4K works OK with Linear Bursts)
    2 projects | | 24 Sep 2022
    Another difference that I find in that W955D8MBYA data sheet compared to W955N8MBY, is that W955D8MBYA does not mention anywhere that differential signaling would be optional: but instead it marks it as required. If that is the case, then the question for Best Behavior(tm) of how to properly feed it LVDS does rise again. ( )
    2 projects | | 24 Sep 2022
    Replied there, maybe they are looking at the same issue. I am also aware of the GitHub repo that implements a PSRAM controller, but they don't do Bursted Transfers there.

What are some alternatives?

When comparing serv and psram-tang-nano-9k you can also consider the following projects:

neorv32 - 🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

riscv-cores-list - RISC-V Cores, SoC platforms and SoCs

fusesoc - Package manager and build abstraction tool for FPGA/ASIC development

edalize - An abstraction library for interfacing EDA tools

riscv_verilator_model - RISCV model for Verilator/FPGA targets

zipversa - A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure

IronOS - Open Source Soldering Iron firmware for Miniware and Pinecil

nano4k_hdmi_tx - Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K

ContrAlto - This repository contains the source code for Living Computers: Museum+Labs's Xerox Alto emulator, ContrAlto.

minimax - Minimax: a Compressed-First, Microcoded RISC-V CPU

neo430 - :computer: A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

panologic - PanoLogic Zero Client G1 reverse engineering info