darkriscv VS XiangShan

Compare darkriscv vs XiangShan and see what are their differences.


opensouce RISC-V cpu core implemented in Verilog from scratch in one night! (by darklife)


Open-source high-performance RISC-V processor (by OpenXiangShan)
Our great sponsors
  • SonarQube - Static code analysis for 29 languages.
  • InfluxDB - Access the most powerful time series database as a service
  • SaaSHub - Software Alternatives and Reviews
darkriscv XiangShan
3 28
1,630 3,633
1.2% 2.4%
2.8 9.5
5 months ago 4 days ago
Verilog Scala
BSD 3-clause "New" or "Revised" License GNU General Public License v3.0 or later
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.


Posts with mentions or reviews of darkriscv. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-08-20.


Posts with mentions or reviews of XiangShan. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-05-04.

What are some alternatives?

When comparing darkriscv and XiangShan you can also consider the following projects:

biriscv - 32-bit Superscalar RISC-V CPU

openc910 - OpenXuantie - OpenC910 Core

VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation

riscv-boom - SonicBOOM: The Berkeley Out-of-Order Machine

peakperf - Achieve peak performance on x86 CPUs and NVIDIA GPUs

Cores-VeeR-EH1 - VeeR EH1 core

chisel - Chisel: A Modern Hardware Design Language

redroid-doc - redroid (Remote-Android) is a multi-arch, GPU enabled, Android in Cloud solution. Track issues / docs here

riscv - RISC-V CPU Core (RV32IM)

cpufetch - Simple yet fancy CPU architecture fetching tool

friscv - RISCV CPU implementation in SystemVerilog

learnxinyminutes-docs - Code documentation written as code! How novel and totally my idea!