Verilog processor-design Projects
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Access the most powerful time series database as a service. Ingest, store, & analyze all types of time series data in a fully-managed, purpose-built database. Keep data forever with low-cost storage and superior data compression.
NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020).
Verilog processor-design related posts
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternativeswww.saashub.com