Verilog rv32e Projects

darkriscv

1 4 2,316 9.0 Verilog

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Project mention: Opensouce RISC-V CPU core implemented in Verilog from scratch in one night | news.ycombinator.com | 2025-03-16
InfluxDB

www.influxdata.com featured

InfluxDB – Built for High-Performance Time Series Workloads. InfluxDB 3 OSS is now GA. Transform, enrich, and act on time series data directly in the database. Automate critical tasks and eliminate the need to move data externally. Download now.

NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020).

Verilog rv32e discussion

Verilog rv32e related posts

Opensouce RISC-V CPU core implemented in Verilog from scratch in one night

1 project | news.ycombinator.com | 16 Mar 2025
As an undergrad in my 3rd year with what feels like very little basics down, is implementing a basic RISC-V 5-stage pipelined processor on an FPGA too complex a project for an undergrad student?

1 project | /r/FPGA | 9 Jan 2022

Index

#	Project	Stars
1	darkriscv	2,316

Verilog rv32e

Verilog rv32e Projects

darkriscv

InfluxDB

Verilog rv32e discussion

Verilog rv32e related posts

Opensouce RISC-V CPU core implemented in Verilog from scratch in one night

As an undergrad in my 3rd year with what feels like very little basics down, is implementing a basic RISC-V 5-stage pipelined processor on an FPGA too complex a project for an undergrad student?

Index

Did you know that Verilog is the 52nd most popular programming language based on number of references?

Did you know that Verilog is
the 52nd most popular programming language
based on number of references?