opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Here you can share your experience with the project you are suggesting or its comparison with darkriscv. Optional.
A valid email to send you a verification link when necessary or log in.