Solutions like Dependabot or Renovate update but don't merge dependencies. You need to do it manually while it could be fully automated! Add a Merge Queue to your workflow and stop caring about PR management & merging. Try Mergify for free. Learn more →
XiangShan Alternatives
Similar projects and alternatives to XiangShan
-
-
darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
-
InfluxDB
Collect and Analyze Billions of Data Points in Real Time. Manage all types of time series data in a single, purpose-built database. Run at any scale in any environment in the cloud, on-premises, or at the edge.
-
-
-
redroid-doc
redroid (Remote-Android) is a multi-arch, GPU enabled, Android in Cloud solution. Track issues / docs here
-
-
-
SonarLint
Clean code begins in your IDE with SonarLint. Up your coding game and discover issues early. SonarLint is a free plugin that helps you find & fix bugs and security issues from the moment you start writing code. Install from your favorite IDE marketplace today.
-
learnxinyminutes-docs
Code documentation written as code! How novel and totally my idea!
-
-
-
anbox
Anbox is a container-based approach to boot a full Android system on a regular GNU/Linux system
-
-
-
-
OpenROAD
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
-
-
-
-
-
Mergify
Updating dependencies is time-consuming.. Solutions like Dependabot or Renovate update but don't merge dependencies. You need to do it manually while it could be fully automated! Add a Merge Queue to your workflow and stop caring about PR management & merging. Try Mergify for free.
XiangShan reviews and mentions
-
How to build a Startup use open source chips
If you are interested in high performance look into vroom , c910 and xianghan, maybe you could adopt one of them.
- Open-source high-performance RISC-V processor
-
I see that many open riscv cores use Scala that generate verilog. Is this common practice?
Here’s a good example of one: https://github.com/OpenXiangShan/XiangShan
-
How Much Would It Cost For A Truly Open Source RISC-V SOC?
There are already open source designs that are reportedly close to older ARM smartphone design in term of performance (c910 and xiangshang).
-
RISC-V Pushes into the Mainstream
> Because at this point they have more to gain than by keeping them proprietary. RISC-V is not yet overall competitive with ARM. So it's not like these RISC-V cores could be commercialized that successfully. Keeping them open probably makes further development faster.
This open source core is about equivalent to a Cortex-X1. https://github.com/OpenXiangShan/XiangShan
- VisionFive 2 RISC-V single-board computer is up for pre-order for $56 and up
-
I am bored because I am not capable to work and want to learn something useful/interesting
Then you can help open source hardware designs like xiangshan or vroom.
-
server/workstation-grade HPC RISC-V microprocessors?
There is vroom , c910 iirc is used by alibaba for servers, xiangshan i think aims at ARM smartphone chromebook performance level (like the c910).
-
RISC-V only takes 12 years to achieve the milestone of 10 billion cores, 5 years faster than ARM.
To me at least the fact that the ISA is royalty free means that open source cores can be developed (Some did that target high performance smartphone and server use cases).
-
"Imagination launches IMG RTXM-2200 – its first real-time embedded RISC-V CPU"
Also would be hard competing with ARM A73 class open source riscv cores like XiangShan and the T-head which are out-of-order, superscalar, and multicore capable.
-
A note from our sponsor - Mergify
blog.mergify.com | 29 Sep 2023
Stats
OpenXiangShan/XiangShan is an open source project licensed under GNU General Public License v3.0 or later which is an OSI approved license.
The primary programming language of XiangShan is Scala.