darkriscv
open-fpga-verilog-tutorial
Our great sponsors
| darkriscv | open-fpga-verilog-tutorial | |
|---|---|---|
| 3 | 3 | |
| 1,630 | 653 | |
| 1.2% | - | |
| 2.8 | 0.0 | |
| 5 months ago | about 3 years ago | |
| Verilog | Verilog | |
| BSD 3-clause "New" or "Revised" License | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
darkriscv
- Are there any dual-GBE, PoE-capable SBCs?
-
Chinese Academy of Sciences releases "Xiangshan", a high performance open source RISC-V processor that runs Linux
Just found https://github.com/darklife/darkriscv whose (incomplete) core is surprisingly short. Which means you won't have to learn a lot. You can run it in simulator or on one of the listed fpga boards.
open-fpga-verilog-tutorial
We haven't tracked posts mentioning open-fpga-verilog-tutorial yet.
Tracking mentions began in Dec 2020.
What are some alternatives?
biriscv - 32-bit Superscalar RISC-V CPU
XiangShan - Open-source high-performance RISC-V processor
icestudio - :snowflake: Visual editor for open FPGA boards
apio - :seedling: Open source ecosystem for open FPGA boards
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
uhd - The USRP™ Hardware Driver Repository
Cores-VeeR-EH1 - VeeR EH1 core
riscv - RISC-V CPU Core (RV32IM)
friscv - RISCV CPU implementation in SystemVerilog
FPGA_Asynchronous_FIFO - FIFO implementation with different clock domains for read and write.
f4pga-examples - Example designs showing different ways to use F4PGA toolchains.
meta-riscv - OpenEmbedded/Yocto layer for RISC-V Architecture