darkriscv VS ice-chips-verilog

Compare darkriscv vs ice-chips-verilog and see what are their differences.


opensouce RISC-V cpu core implemented in Verilog from scratch in one night! (by darklife)


IceChips is a library of all common discrete logic devices in Verilog (by TimRudy)
InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
darkriscv ice-chips-verilog
3 4
1,905 118
2.4% -
6.3 2.4
3 days ago 3 months ago
Verilog Verilog
BSD 3-clause "New" or "Revised" License GNU General Public License v3.0 only
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.


Posts with mentions or reviews of darkriscv. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-08-20.


Posts with mentions or reviews of ice-chips-verilog. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-06-28.

What are some alternatives?

When comparing darkriscv and ice-chips-verilog you can also consider the following projects:

biriscv - 32-bit Superscalar RISC-V CPU

OpenTimer - A High-performance Timing Analysis Tool for VLSI Systems

XiangShan - Open-source high-performance RISC-V processor

fritzing-app - Fritzing desktop application

riscv - RISC-V CPU Core (RV32IM)

LS6502 - 6502 processor implemented in Logisim

VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation

CPLD-Guide - Complex Programmable Logic Device (CPLD) Guide

Cores-VeeR-EH1 - VeeR EH1 core

friscv - RISCV CPU implementation in SystemVerilog

meta-riscv - OpenEmbedded/Yocto layer for RISC-V Architecture

f4pga-examples - Example designs showing different ways to use F4PGA toolchains.