darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night! (by darklife)
f4pga-examples
Example designs showing different ways to use F4PGA toolchains. (by chipsalliance)
| darkriscv | f4pga-examples | |
|---|---|---|
| 3 | 1 | |
| 1,897 | 261 | |
| 2.0% | 1.1% | |
| 6.3 | 4.3 | |
| 22 days ago | about 1 month ago | |
| Verilog | Verilog | |
| BSD 3-clause "New" or "Revised" License | Apache License 2.0 |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
darkriscv
Posts with mentions or reviews of darkriscv.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2021-08-20.
-
As an undergrad in my 3rd year with what feels like very little basics down, is implementing a basic RISC-V 5-stage pipelined processor on an FPGA too complex a project for an undergrad student?
This guy here has designed his 2 stage RISC-V in just one right: https://github.com/darklife/darkriscv.
- Are there any dual-GBE, PoE-capable SBCs?
-
Chinese Academy of Sciences releases "Xiangshan", a high performance open source RISC-V processor that runs Linux
Just found https://github.com/darklife/darkriscv whose (incomplete) core is surprisingly short. Which means you won't have to learn a lot. You can run it in simulator or on one of the listed fpga boards.
f4pga-examples
Posts with mentions or reviews of f4pga-examples.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2021-09-28.
What are some alternatives?
When comparing darkriscv and f4pga-examples you can also consider the following projects:
biriscv - 32-bit Superscalar RISC-V CPU
zipcpu - A small, light weight, RISC CPU soft core
XiangShan - Open-source high-performance RISC-V processor
prjxray - Documenting the Xilinx 7-series bit-stream format.
riscv - RISC-V CPU Core (RV32IM)
f4pga - FOSS Flow For FPGA
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
prjtrellis - Documenting the Lattice ECP5 bit-stream format.
Cores-VeeR-EH1 - VeeR EH1 core
icestorm - Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
friscv - RISCV CPU implementation in SystemVerilog
hdl - HDL libraries and projects