f4pga-examples
Example designs showing different ways to use F4PGA toolchains. (by chipsalliance)
hdl
HDL libraries and projects (by analogdevicesinc)
Our great sponsors
f4pga-examples | hdl | |
---|---|---|
1 | 5 | |
260 | 1,374 | |
1.9% | 4.2% | |
4.3 | 9.0 | |
24 days ago | 1 day ago | |
Verilog | Verilog | |
Apache License 2.0 | GNU General Public License v3.0 or later |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
f4pga-examples
Posts with mentions or reviews of f4pga-examples.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2021-09-28.
hdl
Posts with mentions or reviews of hdl.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-03-01.
-
Timing diagram help
Have you thought about using ADs source code and pulling what you need to create a front end to their device?
- Vivado 2020.2 IP Repository Suggestion
-
Anyone else feeling extremely frustrated with Xilinx?
The reference designs from Analog Devices are all hand coded complex block designs for both Intel and Xilinx: https://github.com/analogdevicesinc/hdl
-
Intel Quartus Version Control?
There’s 100 million ways people skin this cat. Some people guard this like it’s fort know. ADI publishes theirs on GitHub in adi_hdl that supports both vivado and quartus. https://github.com/analogdevicesinc/hdl
-
Industry development process?
I haven't used this repo, but something like this https://github.com/analogdevicesinc/hdl/tree/master/library
What are some alternatives?
When comparing f4pga-examples and hdl you can also consider the following projects:
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development