FPGA-SDcard-Reader VS axi

Compare FPGA-SDcard-Reader vs axi and see what are their differences.

FPGA-SDcard-Reader

An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。 (by WangXuan95)

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication (by pulp-platform)
InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
FPGA-SDcard-Reader axi
1 3
221 937
- 3.7%
3.8 6.1
8 months ago 13 days ago
Verilog SystemVerilog
GNU General Public License v3.0 only GNU General Public License v3.0 or later
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

FPGA-SDcard-Reader

Posts with mentions or reviews of FPGA-SDcard-Reader. We have used some of these posts to build our list of alternatives and similar projects.

axi

Posts with mentions or reviews of axi. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-06-28.

What are some alternatives?

When comparing FPGA-SDcard-Reader and axi you can also consider the following projects:

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

chisel - Chisel: A Modern Hardware Design Language

open-register-design-tool - Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

nmigen - A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen

rggen - Code generation tool for control and status registers

fusesoc - Package manager and build abstraction tool for FPGA/ASIC development

OpenROAD - OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

opentitan - OpenTitan: Open source silicon root of trust

sdspi - SD-Card controller, using either SPI, SDIO, or eMMC interfaces

qemu - Xilinx's fork of Quick EMUlator (QEMU) with improved support and modelling for the Xilinx platforms.

Pyverilog - Python-based Hardware Design Processing Toolkit for Verilog HDL

Cores-VeeR-EL2 - VeeR EL2 Core