Top 6 SystemVerilog Rtl Projects
-
axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
-
InfluxDB
InfluxDB – Built for High-Performance Time Series Workloads. InfluxDB 3 OSS is now GA. Transform, enrich, and act on time series data directly in the database. Automate critical tasks and eliminate the need to move data externally. Download now.
-
-
-
-
-
Arithmetic-Circuits
This repository contains different modules which execute arithmetic operations. (by GabbedT)
NOTE:
The open source projects on this list are ordered by number of github stars.
The number of mentions indicates repo mentiontions in the last 12 Months or
since we started tracking (Dec 2020).
SystemVerilog Rtl discussion
SystemVerilog Rtl related posts
Index
What are some of the best open-source Rtl projects in SystemVerilog? This list will help you:
# | Project | Stars |
---|---|---|
1 | axi | 1,321 |
2 | scr1 | 924 |
3 | Cores-VeeR-EH1 | 879 |
4 | Cores-VeeR-EL2 | 289 |
5 | rggen-sv-rtl | 13 |
6 | Arithmetic-Circuits | 4 |