SystemVerilog Rtl

Open-source SystemVerilog projects categorized as Rtl

Top 6 SystemVerilog Rtl Projects

  1. axi

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

  2. InfluxDB

    InfluxDB – Built for High-Performance Time Series Workloads. InfluxDB 3 OSS is now GA. Transform, enrich, and act on time series data directly in the database. Automate critical tasks and eliminate the need to move data externally. Download now.

    InfluxDB logo
  3. scr1

    SCR1 is a high-quality open-source RISC-V MCU core in Verilog

  4. Cores-VeeR-EH1

    VeeR EH1 core

  5. Cores-VeeR-EL2

    VeeR EL2 Core

  6. rggen-sv-rtl

    Common SystemVerilog RTL modules for RgGen

  7. Arithmetic-Circuits

    This repository contains different modules which execute arithmetic operations. (by GabbedT)

NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020).

SystemVerilog Rtl discussion

Log in or Post with

SystemVerilog Rtl related posts

  • The Surprising Subtleties of Zeroing a Register

    3 projects | news.ycombinator.com | 4 Nov 2021
  • Mikron MIK32 – Made in Russia 32-bit RISC-V MCU... for about $6

    1 project | /r/RISCV | 10 Sep 2021
  • RSD is a open source high performance RISC-V Processor

    3 projects | /r/linux | 4 Jan 2021

Index

What are some of the best open-source Rtl projects in SystemVerilog? This list will help you:

# Project Stars
1 axi 1,321
2 scr1 924
3 Cores-VeeR-EH1 879
4 Cores-VeeR-EL2 289
5 rggen-sv-rtl 13
6 Arithmetic-Circuits 4

Sponsored
InfluxDB – Built for High-Performance Time Series Workloads
InfluxDB 3 OSS is now GA. Transform, enrich, and act on time series data directly in the database. Automate critical tasks and eliminate the need to move data externally. Download now.
www.influxdata.com