Top 5 SystemVerilog Asic Projects
-
axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
-
InfluxDB
Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
-
ApogeoRV
A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
-
SaaSHub
SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives
Project mention: How to design a more elegant and simple instraction decoder | /r/RISCV | 2023-05-24Here is my decoder: https://github.com/jeras/rp32/blob/master/hdl/rtl/riscv/riscv_isa_i_pkg.sv
NOTE:
The open source projects on this list are ordered by number of github stars.
The number of mentions indicates repo mentiontions in the last 12 Months or
since we started tracking (Dec 2020).
SystemVerilog Asic related posts
Index
What are some of the best open-source Asic projects in SystemVerilog? This list will help you:
Project | Stars | |
---|---|---|
1 | axi | 933 |
2 | cheshire | 107 |
3 | libsv | 19 |
4 | ApogeoRV | 13 |
5 | rp32 | 8 |
Sponsored
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com