SystemVerilog Riscv

Open-source SystemVerilog projects categorized as Riscv

Top 8 SystemVerilog Riscv Projects

  • cv32e40p

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

  • Cores-VeeR-EH1

    VeeR EH1 core

  • SonarLint

    Clean code begins in your IDE with SonarLint. Up your coding game and discover issues early. SonarLint is a free plugin that helps you find & fix bugs and security issues from the moment you start writing code. Install from your favorite IDE marketplace today.

  • scr1

    SCR1 is a high-quality open-source RISC-V MCU core in Verilog

  • Cores-VeeR-EL2

    VeeR EL2 Core

  • riscv-simple-sv

    A simple RISC V core for teaching

  • cheshire

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6 (by pulp-platform)

    Project mention: Cpu project | /r/RISCV | 2023-05-08

    If you want to see the difference in scale you may want to compare the Cheshire SoC (Linux capable) here

  • risc-v-single-cycle

    A Single Cycle Risc-V 32 bit CPU

    Project mention: My first Risc-V core in FPGA | /r/FPGA | 2022-12-26

    Code is here:

  • InfluxDB

    Collect and Analyze Billions of Data Points in Real Time. Manage all types of time series data in a single, purpose-built database. Run at any scale in any environment in the cloud, on-premises, or at the edge.

  • rp32

    RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).

    Project mention: How to design a more elegant and simple instraction decoder | /r/RISCV | 2023-05-24

    Here is my decoder:

NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020). The latest post mention was on 2023-05-24.

SystemVerilog Riscv related posts


What are some of the best open-source Riscv projects in SystemVerilog? This list will help you:

Project Stars
1 cv32e40p 776
2 Cores-VeeR-EH1 727
3 scr1 688
4 Cores-VeeR-EL2 191
5 riscv-simple-sv 119
6 cheshire 55
7 risc-v-single-cycle 9
8 rp32 6
Updating dependencies is time-consuming.
Solutions like Dependabot or Renovate update but don't merge dependencies. You need to do it manually while it could be fully automated! Add a Merge Queue to your workflow and stop caring about PR management & merging. Try Mergify for free.