Top 8 SystemVerilog Riscv Projects

• cv32e40p

  0 776 0.0 SystemVerilog

  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

  

• Cores-VeeR-EH1

  0 727 0.0 SystemVerilog

  VeeR EH1 core

  

• SonarLint

  www.sonarlint.org

  sponsored

  Clean code begins in your IDE with SonarLint. Up your coding game and discover issues early. SonarLint is a free plugin that helps you find & fix bugs and security issues from the moment you start writing code. Install from your favorite IDE marketplace today.

  

• scr1

  0 688 0.0 SystemVerilog

  SCR1 is a high-quality open-source RISC-V MCU core in Verilog

  

• Cores-VeeR-EL2

  0 191 0.0 SystemVerilog

  VeeR EL2 Core

  

• riscv-simple-sv

  0 119 0.0 SystemVerilog

  A simple RISC V core for teaching

• cheshire

  1 55 10.0 SystemVerilog

  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6 (by pulp-platform)

  

  Project mention: Cpu project | /r/RISCV | 2023-05-08

  If you want to see the difference in scale you may want to compare the Cheshire SoC (Linux capable) here

• risc-v-single-cycle

  1 9 10.0 SystemVerilog

  A Single Cycle Risc-V 32 bit CPU

  Project mention: My first Risc-V core in FPGA | /r/FPGA | 2022-12-26

  Code is here: https://github.com/martinKindall/risc-v-single-cycle

• InfluxDB

  www.influxdata.com

  sponsored

  Collect and Analyze Billions of Data Points in Real Time. Manage all types of time series data in a single, purpose-built database. Run at any scale in any environment in the cloud, on-premises, or at the edge.

  

• rp32

  1 6 0.0 SystemVerilog

  RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).

  Project mention: How to design a more elegant and simple instraction decoder | /r/RISCV | 2023-05-24

  Here is my decoder: https://github.com/jeras/rp32/blob/master/hdl/rtl/riscv/riscv_isa_i_pkg.sv

SystemVerilog Riscv related posts

• How to design a more elegant and simple instraction decoder
  1 project | /r/RISCV | 24 May 2023
• 432-Core Chiplet-Based RISC-V Chip Nearly Ready to Blast Into Space
  3 projects | /r/RISCV | 9 May 2023
• Which FPGA for getting into RISC-V?
  2 projects | /r/RISCV | 1 Dec 2022
• The CORE-V CVA6 is a RISC-V CPU capable of booting Linux
  1 project | news.ycombinator.com | 23 Oct 2022
• ALU CIRCUIT DESIGN LEVEL VS RTL LEVEL
  1 project | /r/Verilog | 25 Sep 2022
• Looking for a suitable open-source RISC-V for an embedded project
  5 projects | /r/FPGA | 4 Jul 2022
• Nvidia: GPUs can do better chip design in a few days than 10 man year
  2 projects | news.ycombinator.com | 19 Apr 2022
• A note from our sponsor - InfluxDB
  www.influxdata.com | 29 Sep 2023

  Manage all types of time series data in a single, purpose-built database. Run at any scale in any environment in the cloud, on-premises, or at the edge. Learn more →

Index

Sponsored

Updating dependencies is time-consuming.

Solutions like Dependabot or Renovate update but don't merge dependencies. You need to do it manually while it could be fully automated! Add a Merge Queue to your workflow and stop caring about PR management & merging. Try Mergify for free.

blog.mergify.com

Do not miss the trending SystemVerilog projects with our weekly report!