Trending SystemVerilog Projects

This page lists the top trending SystemVerilog projects based on the growth of GitHub stars.
It is updated once every day. The last update was on 25 Sep 2023.
» Get a weekly report « straight in your inbox. Every Friday.

Top 20 Trending SystemVerilog Projects

  • Coyote

    Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms. (by fpgasystems)

  • axi

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

  • cvfpu

    Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

  • eurorack-pmod

    Hardware and gateware for getting started in FPGA-based audio synthesis with open source tools.

  • projf-explore

    Project F brings FPGAs to life with exciting open-source designs you can build on.

  • cv32e40p

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

  • Cores-VeeR-EL2

    VeeR EL2 Core

  • black-parrot

    A Linux-capable RISC-V multicore for and by the world

  • ibex

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

  • Cores-VeeR-EH1

    VeeR EH1 core

  • Cores-VeeR-EH2

  • pulpissimo

    This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

  • cva6

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

  • scr1

    SCR1 is a high-quality open-source RISC-V MCU core in Verilog

  • snitch

    Lean but mean RISC-V system! (by pulp-platform)

  • opentitan

    OpenTitan: Open source silicon root of trust

  • rsd

    RSD: RISC-V Out-of-Order Superscalar Processor

  • hdmi

    Send video/audio over HDMI on an FPGA

  • lowrisc-chip

    The root repo for lowRISC project and FPGA demos.

  • NES_MiSTer

ABOUT: The growth percentage is calculated as the increase in the number of stars compared to the previous month. We list only projects that have at least 500 stars and a GitHub organization logo set.


What are some of the trending open-source SystemVerilog projects? This list will help you:

Project Growth
1 Coyote 9.5%
2 axi 6.5%
3 cvfpu 5.8%
4 eurorack-pmod 5.8%
5 projf-explore 4.9%
6 cv32e40p 4.8%
7 Cores-VeeR-EL2 4.7%
8 black-parrot 4.5%
9 ibex 4.3%
10 Cores-VeeR-EH1 3.2%
11 Cores-VeeR-EH2 2.6%
12 pulpissimo 2.6%
13 cva6 2.4%
14 scr1 2.3%
15 snitch 1.9%
16 opentitan 1.9%
17 rsd 1.6%
18 hdmi 1.3%
19 lowrisc-chip 1.1%
20 NES_MiSTer 0.0%