Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality. Learn more →
Cv32e40p Alternatives
Similar projects and alternatives to cv32e40p based on common topics and language
-
InfluxDB
Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
-
capstone
Discontinued Capstone disassembly/disassembler framework: Core (Arm, Arm64, BPF, EVM, M68K, M680X, MOS65xx, Mips, PPC, RISCV, Sparc, SystemZ, TMS320C64x, Web Assembly, X86, X86_64, XCore) + bindings. [Moved to: https://github.com/capstone-engine/capstone] (by aquynh)
-
WorkOS
The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
cv32e40p reviews and mentions
-
ALU CIRCUIT DESIGN LEVEL VS RTL LEVEL
For a high performance CPU I would expect the second approach, eventually using RTL only to connect the single blocks like adders, shifters, comparators etc... but looking at some projects available on GitHub (for example Pulp RISC-V CPU https://github.com/openhwgroup/cv32e40p/blob/master/rtl/cv32e40p_alu.sv) the ALU is always fully coded in RTL.
- Are FPGAs the best choice for this project?
-
2 questions after finishing digital logic
Here is an example of a GitHub repository for a riscv core I found on google: https://github.com/openhwgroup/cv32e40p/tree/master/rtl
-
A note from our sponsor - InfluxDB
www.influxdata.com | 25 Apr 2024
Stats
openhwgroup/cv32e40p is an open source project licensed under GNU General Public License v3.0 or later which is an OSI approved license.
The primary programming language of cv32e40p is SystemVerilog.
Sponsored