The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning. Learn more →
Basejump_stl Alternatives
Similar projects and alternatives to basejump_stl
-
PipelineC
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
-
InfluxDB
Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
-
satcat5
SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
-
axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
-
WorkOS
The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
basejump_stl reviews and mentions
-
Extra-wide aspect ratio FIFO in Vivado?
BaseJump STL ( https://github.com/bespoke-silicon-group/basejump_stl ) has lots of these plumbing modules, silicon-validated several times
-
Cross module reference (XMR)?
It depends on your mapping algorithm and whether the tools you’re looking at supported mixed-language synthesis, but you can always use our battle-tested components for these kind of functions: https://github.com/bespoke-silicon-group/basejump_stl
-
Any recommendations for an RTL "standard library"?
https://github.com/bespoke-silicon-group/basejump_stl maybe?
- Data flow ternary vs behavioral case statements
-
A note from our sponsor - WorkOS
workos.com | 23 Apr 2024
Stats
bespoke-silicon-group/basejump_stl is an open source project licensed under GNU General Public License v3.0 or later which is an OSI approved license.
The primary programming language of basejump_stl is SystemVerilog.
Sponsored