Suggest an alternative to

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

A URL to the alternative repo (e.g. GitHub, GitLab)

Here you can share your experience with the project you are suggesting or its comparison with axi. Optional.

A valid email to send you a verification link when necessary or log in.