axi VS Cores-VeeR-EL2

Compare axi vs Cores-VeeR-EL2 and see what are their differences.

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication (by pulp-platform)
axi Axi4 axi4-lite Systemverilog Hardware network-on-chip Asic Fpga Rtl IP
Source Code
Suggest alternative
Edit details

Cores-VeeR-EL2

VeeR EL2 Core (by chipsalliance)
el2 Verilator western-digital Riscv risc-v Processor open-source-hardware Fusesoc Rtl Fpga Axi4 ahb-lite Riscv32 asic-design
Source Code
chipsalliance.github.io
Suggest alternative
Edit details
InfluxDB
Our great sponsors
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • WorkOS - The modern identity platform for B2B SaaS
  • SaaSHub - Software Alternatives and Reviews
Our great sponsors
axi Cores-VeeR-EL2
3 1
922 220
4.9% 3.2%
6.8 9.2
about 1 month ago 12 days ago
SystemVerilog SystemVerilog
GNU General Public License v3.0 or later Apache License 2.0
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

axi

Posts with mentions or reviews of axi. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-06-28.

Cores-VeeR-EL2

Posts with mentions or reviews of Cores-VeeR-EL2. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-09-08.

What are some alternatives?

When comparing axi and Cores-VeeR-EL2 you can also consider the following projects:

chisel - Chisel: A Modern Hardware Design Language

riscv-boom - SonicBOOM: The Berkeley Out-of-Order Machine

nmigen - A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen

Cores-VeeR-EH1 - VeeR EH1 core

fusesoc - Package manager and build abstraction tool for FPGA/ASIC development

projf-explore - Project F brings FPGAs to life with exciting open-source designs you can build on.

opentitan - OpenTitan: Open source silicon root of trust

cv32e40p - CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

qemu - Xilinx's fork of Quick EMUlator (QEMU) with improved support and modelling for the Xilinx platforms.

rocket-chip - Rocket Chip Generator

Pyverilog - Python-based Hardware Design Processing Toolkit for Verilog HDL

VeriGPU - OpenSource GPU, in Verilog, loosely based on RISC-V ISA

axi vs chisel Cores-VeeR-EL2 vs riscv-boom axi vs nmigen Cores-VeeR-EL2 vs Cores-VeeR-EH1 axi vs fusesoc Cores-VeeR-EL2 vs projf-explore axi vs opentitan Cores-VeeR-EL2 vs cv32e40p axi vs qemu Cores-VeeR-EL2 vs rocket-chip axi vs Pyverilog Cores-VeeR-EL2 vs VeriGPU