Nuked-MD-FPGA
darkriscv
Nuked-MD-FPGA | darkriscv | |
---|---|---|
6 | 3 | |
284 | 1,905 | |
- | 2.4% | |
9.1 | 6.3 | |
8 months ago | 2 days ago | |
Verilog | Verilog | |
GNU General Public License v3.0 only | BSD 3-clause "New" or "Revised" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Nuked-MD-FPGA
-
FPGAs and the Renaissance of Retro Hardware
The reality is that the vast majority of these FPGA-based clones don't actually perfectly emulate the logic. They're using the same reverse engineering techniques the traditional emulator developers used and sometimes even the same community documentation. The results are often quite good, but they're making a new implementation that matches the observed behavior of the original system to the best of their abilities.
Now there are some exceptions. Nuked MD FPGA[0] is a recent example of an FPGA recreation that is a fairly direct translation of the original logic using silicon die analysis. In this case, the logic is basically identical, but as you guessed the physical layout is different. Generally speaking, you write FPGA "gateware" in a language like Verilog or VHDL. These don't intrinsically have any information about the physical layout of the logic which is handled by the toolchain instead. As wmf says, this is generally not a problem most of the time. For synchronous logic, either the total propagation delay is small enough for a single cycle or it isn't. The toolchain will estimate this delay and report whether you met timing or not for the configured clockspeed.
Not everything you can do in silicon translates well to FPGAs (both clock edges is also generally not well supported for instance), but for the most part these things are easy enough to work around.
[0] https://github.com/nukeykt/Nuked-MD-FPGA
-
Nuked-MD-FPGA – accurate Sega Genesis re-implementation based on decapped chips
Kinda, sorta? This is like saying "a computer is not enough, you need a binary." What's here is the source code in Verilog. This produces a netlist (set of gates) which is synthesized into an actual bitstream (proprietary gate configuration file) for a specific FPGA hosted on a specific board.
In this case, the project isn't very documented but it looks like fairly generic Verilog without a lot of vendor specific extensions. So, what you need is a Verilog toolchain which can synthesize the source code into a netlist, and then into a bitstream, and the right set of extra code to target an actual physical piece of hardware.
Right now, it looks like the only board support that's checked into the repository is for the Icarus Verilog simulation environment: https://github.com/nukeykt/Nuked-MD-FPGA/tree/main/icarus .
But, the overall setup looks pretty simple and generic, so it should (hopefully) be possible to synthesize to your board of choice by reimplementing run.v and memstubs.v towards an actual hardware configuration.
- Nuked-MD-FPGA -- cycle-accurate Sega Genesis/MD hardware implementation based on reverse-engineering console's chips
darkriscv
-
As an undergrad in my 3rd year with what feels like very little basics down, is implementing a basic RISC-V 5-stage pipelined processor on an FPGA too complex a project for an undergrad student?
This guy here has designed his 2 stage RISC-V in just one right: https://github.com/darklife/darkriscv.
- Are there any dual-GBE, PoE-capable SBCs?
-
Chinese Academy of Sciences releases "Xiangshan", a high performance open source RISC-V processor that runs Linux
Just found https://github.com/darklife/darkriscv whose (incomplete) core is surprisingly short. Which means you won't have to learn a lot. You can run it in simulator or on one of the listed fpga boards.
What are some alternatives?
MegaDrivePlusPlus - Universal Region mod, 50/60 Hz switch and In-Game-Reset (IGR) for Sega Mega Drive (AKA Genesis)
biriscv - 32-bit Superscalar RISC-V CPU
Genesis_MiSTer - Sega Genesis for MiSTer
XiangShan - Open-source high-performance RISC-V processor
Nuked-OPN2 - Cycle-accurate Yamaha YM3438(YM2612) emulator
riscv - RISC-V CPU Core (RV32IM)
analogue-pocket-utils - Collection of IP and information on how to develop for openFPGA and Analogue Pocket
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
moa - An emulator for various m68k and z80 based computers, written in Rust. Currently it has support for the Sega Genesis, TRS-80, and Computie (my own project), with Macintosh support in the works
Cores-VeeR-EH1 - VeeR EH1 core
SGDK - SGDK - A free and open development kit for the Sega Mega Drive
friscv - RISCV CPU implementation in SystemVerilog