riscv VS riscv-cores-list

Compare riscv vs riscv-cores-list and see what are their differences.


RISC-V Cores, SoC platforms and SoCs (by riscvarchive)
Our great sponsors
  • SonarLint - Clean code begins in your IDE with SonarLint
  • InfluxDB - Build time-series-based applications quickly and at scale.
  • SaaSHub - Software Alternatives and Reviews
riscv riscv-cores-list
1 3
694 564
- -
0.6 1.8
over 1 year ago almost 2 years ago
BSD 3-clause "New" or "Revised" License -
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.


Posts with mentions or reviews of riscv. We have used some of these posts to build our list of alternatives and similar projects.

We haven't tracked posts mentioning riscv yet.
Tracking mentions began in Dec 2020.


Posts with mentions or reviews of riscv-cores-list. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-05-18.
  • Looking for a RISC-V core for verification
    3 projects | reddit.com/r/RISCV | 18 May 2022
    I'm planning to start my Master's thesis on RISC-V verification, so I'm looking for a core that I can use to simulate. I came across this list of cores on github and out of these which would you recommend is ideal for my application. I have only worked on ARM cores before in my internship so the designs were already set up by the company there, but now I am having trouble doing this on my own. I decided to go with the Hummingbirdv2 e203 core as I have experience with verilog, but I am unable to even simulate the test code because of some syntax error. Is there someone who has experience using this core before or can recommend some other core that is straightforward with the setup?
  • Capital required to design and manufacture smartphones/computers in US
    3 projects | reddit.com/r/Purism | 21 Jan 2022
    There are 108 RISC-V cores that have been created so far (according to this list), but only a couple are 64 bit, open source and powerful enough that you would want to use them (like Shakti, CVA6 and NutShell)

What are some alternatives?

When comparing riscv and riscv-cores-list you can also consider the following projects:

biriscv - 32-bit Superscalar RISC-V CPU

openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

serv - SERV - The SErial RISC-V CPU

zipcpu - A small, light weight, RISC CPU soft core

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

clash-ghc - Haskell to VHDL/Verilog/SystemVerilog compiler

cva6 - The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Toast-RV32i - Pipelined RISC-V RV32I Core in Verilog

ice40_power - Power analysis of the ICE40UP5K-SG48 devices

uhd - The USRP™ Hardware Driver Repository

cpu11 - Revengineered ancient PDP-11 CPUs, originals and clones

psram-tang-nano-9k - An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA