Verilog Verification

Open-source Verilog projects categorized as Verification

Verilog Verification Projects

Verification
  • riscv

    RISC-V CPU Core (RV32IM)

    Project mention: Ultraembedded RISCV Module | /r/RISCV | 2023-08-04

    I have been trying to execute some instructions to the ultraembedded riscv module https://github.com/ultraembedded/riscv

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020).

Verilog Verification discussion

Log in or Post with

Verilog Verification related posts

  • [CocoTB for beginners]: FPGA/ASIC Testbenches in Python + Automated Testing in GitHub​

    4 projects | /r/FPGA | 4 Apr 2022

Index

Project Stars
1 riscv 1,123

Sponsored
Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com

Did you konow that Verilog is
the 49th most popular programming language
based on number of metions?