axi
surf
axi | surf | |
---|---|---|
3 | 1 | |
930 | 285 | |
3.0% | 1.1% | |
6.1 | 8.7 | |
6 days ago | 6 days ago | |
SystemVerilog | VHDL | |
GNU General Public License v3.0 or later | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
axi
- AXI InterConnect
-
Any recommendations for an RTL "standard library"?
Hi, I’m one of the developers of basejump. It’s pretty awesome, especially if you’re targeting ASIC. Nearly all the components have been through multiple advanced node tapeouts. The only weakness I see is a lack of AXI components. So I may suggest https://github.com/pulp-platform/axi to supplement
- How to compare HDL simulation/implementation results to Matlab?
surf
What are some alternatives?
chisel - Chisel: A Modern Hardware Design Language
satcat5 - SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
nmigen - A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
tiny-cores - Collection of assorted small cores
opentitan - OpenTitan: Open source silicon root of trust
basejump_stl - BaseJump STL: A Standard Template Library for SystemVerilog
qemu - Xilinx's fork of Quick EMUlator (QEMU) with improved support and modelling for the Xilinx platforms.
fusesoc-cores - FuseSoC standard core library
Pyverilog - Python-based Hardware Design Processing Toolkit for Verilog HDL