USB_C_Industrial_Camera_FPGA_USB3
darkriscv
| USB_C_Industrial_Camera_FPGA_USB3 | darkriscv | |
|---|---|---|
| 3 | 3 | |
| 712 | 1,897 | |
| - | 2.0% | |
| 5.4 | 6.3 | |
| 7 months ago | 20 days ago | |
| Verilog | Verilog | |
| - | BSD 3-clause "New" or "Revised" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
USB_C_Industrial_Camera_FPGA_USB3
-
Barcelona Supercomputing Center presents Sargantana: new open-source RISC-V chip
>Likely you couldn't even go back and make a fab that makes large volumes of 60nm-90nm node sizes at all, for any amount of money, because the equipment to do this (new) hasn't been made in 2 decades and no company is willing to invest the money to make new crappy old equipment.
I believe your argument assumes that there is a fixed cost to produce even 180nm or 350nm ICs that hasnt changed since the first one was produced.
We still need 300 years for a 300 year old tree, but 25 year old technology might now be relatively easy to build if we start from scratch.
What was high tech then might be relatively easy to solve now. One example might be https://github.com/circuitvalley/USB_C_Industrial_Camera_FPG... being open source instead of a multi year, multi million dollar project.
-
Open source USB C icamera with Interchangeable C mount lens, MIPI Sensor
This is really nice, and the documentation and testing results are extensive.
https://github.com/circuitvalley/USB_C_Industrial_Camera_FPG...
- I designed and constructed fully Open Source USB C Camera with IMX477 Sensor, Lattice FPGA and C-mount for Industrial use https://www.circuitvalley.com/2022/06/pensource-usb-c-industrial-camera-c-mount-fpga-imx-mipi-usb-3-crosslinknx.html
darkriscv
-
As an undergrad in my 3rd year with what feels like very little basics down, is implementing a basic RISC-V 5-stage pipelined processor on an FPGA too complex a project for an undergrad student?
This guy here has designed his 2 stage RISC-V in just one right: https://github.com/darklife/darkriscv.
- Are there any dual-GBE, PoE-capable SBCs?
-
Chinese Academy of Sciences releases "Xiangshan", a high performance open source RISC-V processor that runs Linux
Just found https://github.com/darklife/darkriscv whose (incomplete) core is surprisingly short. Which means you won't have to learn a lot. You can run it in simulator or on one of the listed fpga boards.
What are some alternatives?
showmewebcam - Raspberry Pi + High Quality Camera = High-quality USB Webcam!
biriscv - 32-bit Superscalar RISC-V CPU
hdl - HDL libraries and projects
XiangShan - Open-source high-performance RISC-V processor
FPGA_OV7670_Camera_Interface - Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps
riscv - RISC-V CPU Core (RV32IM)
USB_C_Industrial_Camera_FPG
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
zipcpu - A small, light weight, RISC CPU soft core
Cores-VeeR-EH1 - VeeR EH1 core
serv - SERV - The SErial RISC-V CPU
friscv - RISCV CPU implementation in SystemVerilog