openfpga-NES
axi
Our great sponsors
openfpga-NES | axi | |
---|---|---|
1 | 3 | |
185 | 922 | |
- | 4.9% | |
6.1 | 6.8 | |
27 days ago | about 1 month ago | |
SystemVerilog | SystemVerilog | |
GNU General Public License v3.0 only | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
openfpga-NES
axi
- AXI InterConnect
-
Any recommendations for an RTL "standard library"?
Hi, I’m one of the developers of basejump. It’s pretty awesome, especially if you’re targeting ASIC. Nearly all the components have been through multiple advanced node tapeouts. The only weakness I see is a lack of AXI components. So I may suggest https://github.com/pulp-platform/axi to supplement
- How to compare HDL simulation/implementation results to Matlab?
What are some alternatives?
analogue-pocket-utils - Collection of IP and information on how to develop for openFPGA and Analogue Pocket
chisel - Chisel: A Modern Hardware Design Language
hdmi - Send video/audio over HDMI on an FPGA
nmigen - A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
pocket-sync - A GUI tool for doing stuff with the Analogue Pocket
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
fpga_screensaver - This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board.
opentitan - OpenTitan: Open source silicon root of trust
cva6 - The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
qemu - Xilinx's fork of Quick EMUlator (QEMU) with improved support and modelling for the Xilinx platforms.
openfpga-SNES - SNES for the Analogue Pocket
Pyverilog - Python-based Hardware Design Processing Toolkit for Verilog HDL