openfpga-NES
openfpga-SNES
Our great sponsors
| openfpga-NES | openfpga-SNES | |
|---|---|---|
| 1 | 4 | |
| 185 | 370 | |
| - | - | |
| 6.1 | 2.5 | |
| 27 days ago | about 2 months ago | |
| SystemVerilog | VHDL | |
| GNU General Public License v3.0 only | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
openfpga-NES
openfpga-SNES
-
Donkey Kong Country running (or rather rolling) on the Analogue Pocket
OpenFPGA
- The new best way to play SimCity on the go thanks to the Analogue Pocket!
- SNES 0.1.0 Released for openFPGA/Analogue Pocket
-
A dream come true. 100% accurate SNES on a high-end handheld FPGA system, with no compromises. Not emulation. The Analogue Pocket.
SNES core was released yesterday https://github.com/agg23/openfpga-SNES
What are some alternatives?
analogue-pocket-utils - Collection of IP and information on how to develop for openFPGA and Analogue Pocket
hdmi - Send video/audio over HDMI on an FPGA
pocket-sync - A GUI tool for doing stuff with the Analogue Pocket
dvb_fpga - RTL implementation of components for DVB-S2
fpga_screensaver - This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board.
neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
cva6 - The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
vunit - VUnit is a unit testing framework for VHDL/SystemVerilog
axi - AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
forth-cpu - A Forth CPU and System on a Chip, based on the J1, written in VHDL