livehd VS riscv

Compare livehd vs riscv and see what are their differences.

livehd

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation (by masc-ucsc)
Our great sponsors
  • Scout APM - Truly a developer’s best friend
  • InfluxDB - Build time-series-based applications quickly and at scale.
  • SonarLint - Clean code begins in your IDE with SonarLint
  • Zigi - Close all those tabs. Zigi will handle your updates.
livehd riscv
1 1
166 604
1.8% -
9.0 0.4
11 days ago about 1 year ago
Verilog Verilog
GNU General Public License v3.0 or later BSD 3-clause "New" or "Revised" License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

livehd

Posts with mentions or reviews of livehd. We have used some of these posts to build our list of alternatives and similar projects.

We haven't tracked posts mentioning livehd yet.
Tracking mentions began in Dec 2020.

riscv

Posts with mentions or reviews of riscv. We have used some of these posts to build our list of alternatives and similar projects.

We haven't tracked posts mentioning riscv yet.
Tracking mentions began in Dec 2020.

What are some alternatives?

When comparing livehd and riscv you can also consider the following projects:

openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

biriscv - 32-bit Superscalar RISC-V CPU

zipcpu - A small, light weight, RISC CPU soft core

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

open-register-design-tool - Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

ice40_power - Power analysis of the ICE40UP5K-SG48 devices

Toast-RV32i - Pipelined RISC-V RV32I Core in Verilog

hdl - HDL libraries and projects

uhd - The USRP™ Hardware Driver Repository

riscv-cores-list - RISC-V Cores, SoC platforms and SoCs

cpu11 - Revengineered ancient PDP-11 CPUs, originals and clones