Verilog Synthesis

Open-source Verilog projects categorized as Synthesis

Verilog Synthesis Projects

  • livehd

    Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020).

Verilog Synthesis related posts

Index

Project Stars
1 livehd 197
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com