friscv VS riscv

Compare friscv vs riscv and see what are their differences.

friscv

RISCV CPU implementation in SystemVerilog (by dpretet)
riscv-cpu Riscv Rv32i Verilog Systemverilog Fpga Asic risc-v Assembler fpga-soc asic-design Axi4 axi4-protocol crossbar
Source Code
Suggest alternative
Edit details

riscv

RISC-V CPU Core (RV32IM) (by ultraembedded)
risc-v Cpu Verilog Fpga Verilator Rv32im Rv32i riscv-linux pipeline-processor Asic Verification
Source Code
Suggest alternative
Edit details
WorkOS
Our great sponsors
  • WorkOS - The modern identity platform for B2B SaaS
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • SaaSHub - Software Alternatives and Reviews
Our great sponsors
friscv riscv
1 2
14 1,040
- -
8.4 1.8
2 months ago over 2 years ago
Coq Verilog
MIT License BSD 3-clause "New" or "Revised" License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

friscv

Posts with mentions or reviews of friscv. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-06-22.

riscv

Posts with mentions or reviews of riscv. We have used some of these posts to build our list of alternatives and similar projects.

What are some alternatives?

When comparing friscv and riscv you can also consider the following projects:

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

biriscv - 32-bit Superscalar RISC-V CPU

ravenoc - RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications

openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

scr1 - SCR1 is a high-quality open-source RISC-V MCU core in Verilog

cheshire - A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

zipcpu - A small, light weight, RISC CPU soft core

rp32 - RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).

Toast-RV32i - Pipelined RISC-V RV32I Core in Verilog

Cores-VeeR-EH1 - VeeR EH1 core

uhd - The USRP™ Hardware Driver Repository

friscv vs darkriscv riscv vs biriscv friscv vs ravenoc riscv vs openlane friscv vs scr1 riscv vs darkriscv friscv vs cheshire riscv vs zipcpu friscv vs rp32 riscv vs Toast-RV32i friscv vs Cores-VeeR-EH1 riscv vs uhd