friscv VS rp32

Compare friscv vs rp32 and see what are their differences.

friscv

RISCV CPU implementation in SystemVerilog (by dpretet)
riscv-cpu Riscv Rv32i Verilog Systemverilog Fpga Asic risc-v Assembler fpga-soc asic-design Axi4 axi4-protocol crossbar
Source Code
Suggest alternative
Edit details

rp32

RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle). (by jeras)
Asic Fpga risc-v Riscv Systemverilog
Source Code
Suggest alternative
Edit details
InfluxDB
Our great sponsors
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • WorkOS - The modern identity platform for B2B SaaS
  • SaaSHub - Software Alternatives and Reviews
Our great sponsors
friscv rp32
1 3
14 8
- -
8.4 5.9
2 months ago 7 months ago
Coq SystemVerilog
MIT License Apache License 2.0
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

friscv

Posts with mentions or reviews of friscv. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-06-22.

rp32

Posts with mentions or reviews of rp32. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-06-30.

What are some alternatives?

When comparing friscv and rp32 you can also consider the following projects:

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

riscv-formal - RISC-V Formal Verification Framework

ravenoc - RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications

cheshire - A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

scr1 - SCR1 is a high-quality open-source RISC-V MCU core in Verilog

ibex - Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

Cores-VeeR-EH1 - VeeR EH1 core

neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

cv32e40p - CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

simple-riscv - A simple three-stage RISC-V CPU

friscv vs darkriscv rp32 vs riscv-formal friscv vs ravenoc rp32 vs cheshire friscv vs scr1 rp32 vs ibex friscv vs cheshire rp32 vs Cores-VeeR-EH1 friscv vs Cores-VeeR-EH1 rp32 vs neorv32 friscv vs cv32e40p rp32 vs simple-riscv