FPGA_SDRAM_Controller
biriscv
| FPGA_SDRAM_Controller | biriscv | |
|---|---|---|
| 1 | 6 | |
| 19 | 749 | |
| - | - | |
| 0.0 | 0.0 | |
| over 2 years ago | over 2 years ago | |
| Verilog | Verilog | |
| MIT License | Apache License 2.0 |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
FPGA_SDRAM_Controller
biriscv
What are some alternatives?
SDRAM_Controller_Verilog - This SDRAM controller is for MT48LC32M16 SDRAM. This module was designed under the assumption that the clock rate is 100MHz.
riscv - RISC-V CPU Core (RV32IM)
hdl - HDL libraries and projects
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
sdspi - SD-Card controller, using either SPI, SDIO, or eMMC interfaces
zipcpu - A small, light weight, RISC CPU soft core
vgasim - A Video display simulator
wbicapetwo - Wishbone to ICAPE interface conversion
RISC-V - Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
kasirga_gok_2023 - Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı
kianRiscV - RISC-V Linux SoC, marchID: 0x2b
open-register-design-tool - Tool to generate register RTL, models, and docs using SystemRDL or JSpec input