riscv VS cpu11

Compare riscv vs cpu11 and see what are their differences.

riscv

RISC-V CPU Core (RV32IM) (by ultraembedded)
#risc-v #Cpu #Verilog #Fpga #Verilator #Rv32im #Rv32i #riscv-linux #pipeline-processor #Asic #Verification
Source Code

cpu11

Revengineered ancient PDP-11 CPUs, originals and clones (by 1801BM1)
#pdp-11 #Verilog #Hdl #Reverse #Engineering #cpucore #Retrocomputing
Source Code
Our great sponsors
  • SonarLint - Clean code begins in your IDE with SonarLint
  • InfluxDB - Build time-series-based applications quickly and at scale.
  • SaaSHub - Software Alternatives and Reviews
Our great sponsors
riscv cpu11
1 2
694 130
- -
0.6 5.9
over 1 year ago 19 days ago
Verilog Verilog
BSD 3-clause "New" or "Revised" License GNU General Public License v3.0 or later
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

riscv

Posts with mentions or reviews of riscv. We have used some of these posts to build our list of alternatives and similar projects.

We haven't tracked posts mentioning riscv yet.
Tracking mentions began in Dec 2020.

cpu11

Posts with mentions or reviews of cpu11. We have used some of these posts to build our list of alternatives and similar projects.

We haven't tracked posts mentioning cpu11 yet.
Tracking mentions began in Dec 2020.

What are some alternatives?

When comparing riscv and cpu11 you can also consider the following projects:

biriscv - 32-bit Superscalar RISC-V CPU

openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

zipcpu - A small, light weight, RISC CPU soft core

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Toast-RV32i - Pipelined RISC-V RV32I Core in Verilog

uhd - The USRP™ Hardware Driver Repository

ice40_power - Power analysis of the ICE40UP5K-SG48 devices

open-fpga-verilog-tutorial - Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

PDP-11 - A collection of PDP-11 related files

livehd - Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

psram-tang-nano-9k - An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA

riscv vs biriscv
riscv vs openlane
riscv vs zipcpu
riscv vs darkriscv
riscv vs Toast-RV32i
riscv vs uhd
riscv vs ice40_power
cpu11 vs open-fpga-verilog-tutorial
cpu11 vs PDP-11
riscv vs livehd
cpu11 vs livehd
riscv vs psram-tang-nano-9k