cpu11
hdl
Our great sponsors
cpu11 | hdl | |
---|---|---|
2 | 5 | |
146 | 1,374 | |
- | 4.2% | |
5.3 | 9.0 | |
4 months ago | 6 days ago | |
Verilog | Verilog | |
GNU General Public License v3.0 or later | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
cpu11
- Dec F11 precise replica in Verilog, based on reverse engineering of real dies
-
I finally got a PDP-8i (sort of).
There are quite a few HDL implementations, eg CPU11 and this list.
hdl
-
Timing diagram help
Have you thought about using ADs source code and pulling what you need to create a front end to their device?
- Vivado 2020.2 IP Repository Suggestion
-
Anyone else feeling extremely frustrated with Xilinx?
The reference designs from Analog Devices are all hand coded complex block designs for both Intel and Xilinx: https://github.com/analogdevicesinc/hdl
-
Intel Quartus Version Control?
There’s 100 million ways people skin this cat. Some people guard this like it’s fort know. ADI publishes theirs on GitHub in adi_hdl that supports both vivado and quartus. https://github.com/analogdevicesinc/hdl
-
Industry development process?
I haven't used this repo, but something like this https://github.com/analogdevicesinc/hdl/tree/master/library
What are some alternatives?
open-fpga-verilog-tutorial - Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
PDP-11 - A collection of PDP-11 related files
livehd - Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
serv - SERV - The SErial RISC-V CPU
NTHU-ICLAB - 清華大學 | 積體電路設計實驗 (IC LAB) | 110上
riscv - RISC-V CPU Core (RV32IM)
psram-tang-nano-9k - An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA
openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
FPGA_SDRAM_Controller - SDRAM controller optimized to a memory bandwidth of 316MB/s