cpu11
open-fpga-verilog-tutorial
Our great sponsors
cpu11 | open-fpga-verilog-tutorial | |
---|---|---|
2 | 3 | |
147 | 723 | |
- | - | |
5.3 | 0.0 | |
4 months ago | almost 4 years ago | |
Verilog | Verilog | |
GNU General Public License v3.0 or later | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
cpu11
We haven't tracked posts mentioning cpu11 yet.
Tracking mentions began in Dec 2020.
open-fpga-verilog-tutorial
We haven't tracked posts mentioning open-fpga-verilog-tutorial yet.
Tracking mentions began in Dec 2020.
What are some alternatives?
icestudio - :snowflake: Visual editor for open FPGA boards
apio - :seedling: Open source ecosystem for open FPGA boards
uhd - The USRP™ Hardware Driver Repository
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
NTHU-ICLAB - 清華大學 | 積體電路設計實驗 (IC LAB) | 110上
FPGA_Asynchronous_FIFO - FIFO implementation with different clock domains for read and write.
zipcpu - A small, light weight, RISC CPU soft core
hdl - HDL libraries and projects
psram-tang-nano-9k - An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA
PDP-11 - A collection of PDP-11 related files
serv - SERV - The SErial RISC-V CPU
find_first_set - Find first set operation in Verilog-2001 with logarithmic complexity.