scr1 VS friscv

Compare scr1 vs friscv and see what are their differences.

scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog (by syntacore)
Riscv risc-v Rtl Verilog Rv32i rv32e rv32imc rv32emc IP Core
Source Code
Suggest alternative
Edit details

friscv

RISCV CPU implementation in SystemVerilog (by dpretet)
riscv-cpu Riscv Rv32i Verilog Systemverilog Fpga Asic risc-v Assembler fpga-soc asic-design Axi4 axi4-protocol crossbar
Source Code
Suggest alternative
Edit details
InfluxDB
Our great sponsors
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • WorkOS - The modern identity platform for B2B SaaS
  • SaaSHub - Software Alternatives and Reviews
Our great sponsors
scr1 friscv
2 1
775 14
3.2% -
3.3 8.4
15 days ago 2 months ago
SystemVerilog Coq
GNU General Public License v3.0 or later MIT License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

scr1

Posts with mentions or reviews of scr1. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-07-04.

friscv

Posts with mentions or reviews of friscv. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-06-22.

What are some alternatives?

When comparing scr1 and friscv you can also consider the following projects:

riscv-simple-sv - A simple RISC V core for teaching

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

FPGA-Video-Processing - Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA

ravenoc - RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications

clic - RISC-V fast interrupt controller

cheshire - A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation

rp32 - RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).

Cores-VeeR-EL2 - VeeR EL2 Core

Cores-VeeR-EH1 - VeeR EH1 core

ibex - Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

cv32e40p - CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

scr1 vs riscv-simple-sv friscv vs darkriscv scr1 vs FPGA-Video-Processing friscv vs ravenoc scr1 vs clic friscv vs cheshire scr1 vs VexRiscv friscv vs rp32 scr1 vs Cores-VeeR-EL2 friscv vs Cores-VeeR-EH1 scr1 vs ibex friscv vs cv32e40p