scr1 VS VeriGPU

Compare scr1 vs VeriGPU and see what are their differences.

scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog (by syntacore)
Riscv risc-v Rtl Verilog Rv32i rv32e rv32imc rv32emc IP Core
Source Code
Suggest alternative
Edit details

VeriGPU

OpenSource GPU, in Verilog, loosely based on RISC-V ISA (by hughperkins)
Verilog risc-v risc-v-assembly hardware-designs asic-design GPU gpu-acceleration Machine Learning Verification
Source Code
Suggest alternative
Edit details
WorkOS
Our great sponsors
  • WorkOS - The modern identity platform for B2B SaaS
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • SaaSHub - Software Alternatives and Reviews
Our great sponsors
scr1 VeriGPU
2 2
775 484
3.2% -
3.0 0.0
18 days ago about 1 year ago
SystemVerilog SystemVerilog
GNU General Public License v3.0 or later MIT License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

scr1

Posts with mentions or reviews of scr1. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-07-04.

VeriGPU

Posts with mentions or reviews of VeriGPU. We have used some of these posts to build our list of alternatives and similar projects.

What are some alternatives?

When comparing scr1 and VeriGPU you can also consider the following projects:

riscv-simple-sv - A simple RISC V core for teaching

Cores-VeeR-EL2 - VeeR EL2 Core

FPGA-Video-Processing - Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA

friscv - RISCV CPU implementation in SystemVerilog

ibex - Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

clic - RISC-V fast interrupt controller

Cores-VeeR-EH1 - VeeR EH1 core

VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation

ulm-on-ice - ULM (Ulm Lecture Machine) on ice40

scr1 vs riscv-simple-sv VeriGPU vs Cores-VeeR-EL2 scr1 vs FPGA-Video-Processing VeriGPU vs riscv-simple-sv scr1 vs friscv VeriGPU vs ibex scr1 vs clic VeriGPU vs Cores-VeeR-EH1 scr1 vs VexRiscv VeriGPU vs clic scr1 vs Cores-VeeR-EL2 VeriGPU vs ulm-on-ice