livehd VS biriscv

Compare livehd vs biriscv and see what are their differences.

livehd

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation (by masc-ucsc)
Our great sponsors
  • InfluxDB - Build time-series-based applications quickly and at scale.
  • SonarLint - Clean code begins in your IDE with SonarLint
  • Zigi - Close all those tabs. Zigi will handle your updates.
  • Scout APM - Truly a developer’s best friend
livehd biriscv
1 4
166 450
1.8% -
9.0 0.0
11 days ago about 1 year ago
Verilog Verilog
GNU General Public License v3.0 or later Apache License 2.0
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

livehd

Posts with mentions or reviews of livehd. We have used some of these posts to build our list of alternatives and similar projects.

We haven't tracked posts mentioning livehd yet.
Tracking mentions began in Dec 2020.

biriscv

Posts with mentions or reviews of biriscv. We have used some of these posts to build our list of alternatives and similar projects.

We haven't tracked posts mentioning biriscv yet.
Tracking mentions began in Dec 2020.

What are some alternatives?

When comparing livehd and biriscv you can also consider the following projects:

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

riscv - RISC-V CPU Core (RV32IM)

sdspi - SD-Card controller, using a SPI interface that is (optionally) shared

zipcpu - A small, light weight, RISC CPU soft core

open-register-design-tool - Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

hdl - HDL libraries and projects

vgasim - A Video display simulator

wbicapetwo - Wishbone to ICAPE interface conversion

cpu11 - Revengineered ancient PDP-11 CPUs, originals and clones

FPGA_SDRAM_Controller - SDRAM controller optimized to a memory bandwidth of 316MB/s

dpll - A collection of phase locked loop (PLL) related projects