litex
Build your hardware, easily! (by enjoy-digital)
FPGA_RealTime_and_Static_Sobel_Edge_Detection
Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images (by AngeloJacobo)
Our great sponsors
| litex | FPGA_RealTime_and_Static_Sobel_Edge_Detection | |
|---|---|---|
| 29 | 3 | |
| 2,683 | 34 | |
| - | - | |
| 9.7 | 0.0 | |
| 4 days ago | over 2 years ago | |
| C | Verilog | |
| GNU General Public License v3.0 or later | MIT License |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
litex
Posts with mentions or reviews of litex.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-11-06.
-
FPGA Dev Boards for $150 or Less
https://github.com/enjoy-digital/litex
they have tutorials, you can get compatible boards for around $20
-
Need help to build a RISC-V Processor on Artix-7 FPGA: Final Year Engineering Project Guide
With LiteX you can synthesize a VexRiscV processor. You can run Linux on it. The toolchain is pretty easy to use, as long as you use Xilinx Vivado to compile to gateware.
-
Sunset TCL scripts ?
LiteX is a great example of a Python-first flow. However, they have chosen not to subordinate the scripting environment to a GUI toolchain - EDA vendors are unlikely to choose the same trade.
- synthesizing and using the Ibex RISC-V core
-
Been messing around with litex and migen on my Tang Primer 20K
To lean these: https://github.com/enjoy-digital/litex, https://github.com/m-labs/migen
- CPU design for college project
- How can I learn about RISC-V and use case? I want to do a project for begginers
-
How Much Would It Cost For A Truly Open Source RISC-V SOC?
If you use LiteX to generate a VexRiscV system-on-a-chip, you can include an open source DDR DRAM PHY. This works on Xilinx Spartan-6, Spartan7Artix7/Kintex7/Virtex7 FPGAs, and Lattice ECP5 FPGAs. DDR/LPDDR/DDR2/DDR3 depending on the FPGA.
- LiteX: Build Hardware Easily
-
Using FPGAs for computations as a beginner
I am interested in trying out FPGAs for the purpose of running specific calculations more efficiently. Since the calculations themselves are quite complex, I would need to be able to program in a relatively high-level language. I've seen that designing SoC in Python is possible, for example with Litex (https://github.com/enjoy-digital/litex) or Amaranth (https://github.com/amaranth-lang/). I don't want to spend hundreds of hours learning about FPGAs, but I'm prepared to take on a challenge.
FPGA_RealTime_and_Static_Sobel_Edge_Detection
Posts with mentions or reviews of FPGA_RealTime_and_Static_Sobel_Edge_Detection.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-05-09.
-
Sobel edge detection
Hi, you might be interested on having a look at this project. The main RTL for the convolution is in sobel_convolution.v
-
Share some github FPGA projects (bonus if they include C++, Python, or other files)
I posted this project on this sub three weeks ago,
-
Real-Time Sobel Edge Detection using FPGA (repo link in the comments)
Project repository
What are some alternatives?
When comparing litex and FPGA_RealTime_and_Static_Sobel_Edge_Detection you can also consider the following projects:
nmigen-tutorial - A tutorial for using nmigen
SpinalHDL - Scala based HDL
verilog-ethernet - Verilog Ethernet components for FPGA implementation
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
FPGA_OV7670_Camera_Interface - Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps
SaxonSoc - SoC based on VexRiscv and ICE40 UP5K
SBusFPGA - Stuff to put a FPGA in a SBus system (SPARCstation)
openwifi - open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
ULX3S_FPGA_Camera_Streaming - Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board
satcat5 - SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
litex vs nmigen-tutorial
FPGA_RealTime_and_Static_Sobel_Edge_Detection vs SpinalHDL
litex vs SpinalHDL
FPGA_RealTime_and_Static_Sobel_Edge_Detection vs verilog-ethernet
litex vs fusesoc
FPGA_RealTime_and_Static_Sobel_Edge_Detection vs FPGA_OV7670_Camera_Interface
litex vs SaxonSoc
FPGA_RealTime_and_Static_Sobel_Edge_Detection vs SBusFPGA
litex vs openwifi
FPGA_RealTime_and_Static_Sobel_Edge_Detection vs ULX3S_FPGA_Camera_Streaming
litex vs verilog-ethernet
FPGA_RealTime_and_Static_Sobel_Edge_Detection vs satcat5