Need help to build a RISC-V Processor on Artix-7 FPGA: Final Year Engineering Project Guide

This page summarizes the projects mentioned and recommended in the original post on /r/RISCV

Scout Monitoring - Free Django app performance insights with Scout Monitoring
Get Scout setup in minutes, and let us sweat the small stuff. A couple lines in settings.py is all you need to start monitoring your apps. Sign up for our free tier today.
www.scoutapm.com
featured
InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
  • f4pga

    FOSS Flow For FPGA

  • I tried to get LiteX to work with F4PGA, an open source FPGA toolchain, instead of the Xilinx tools, but it was a huge hassle. Just use LiteX with the Xilinx tools.

  • Scout Monitoring

    Free Django app performance insights with Scout Monitoring. Get Scout setup in minutes, and let us sweat the small stuff. A couple lines in settings.py is all you need to start monitoring your apps. Sign up for our free tier today.

    Scout Monitoring logo
  • litex

    Build your hardware, easily!

  • With LiteX you can synthesize a VexRiscV processor. You can run Linux on it. The toolchain is pretty easy to use, as long as you use Xilinx Vivado to compile to gateware.

  • VexRiscv

    A FPGA friendly 32 bit RISC-V CPU implementation

  • With LiteX you can synthesize a VexRiscV processor. You can run Linux on it. The toolchain is pretty easy to use, as long as you use Xilinx Vivado to compile to gateware.

  • linux-on-litex-vexriscv

    Linux on LiteX-VexRiscv

  • With LiteX you can synthesize a VexRiscV processor. You can run Linux on it. The toolchain is pretty easy to use, as long as you use Xilinx Vivado to compile to gateware.

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • AMD Proposes an FPGA Subsystem User-Space Interface for Linux

    3 projects | news.ycombinator.com | 4 Jan 2024
  • RISC-V with AXI Peripheral

    2 projects | /r/FPGA | 20 Jun 2023
  • Intel discontinues Nios II IP

    3 projects | /r/FPGA | 14 Jun 2023
  • What do think of Chisel HDL? is it worth learning over Verilog/SystemVerilog?

    4 projects | /r/FPGA | 29 Jun 2022
  • Looking for help with RISC-V softcore and VHDL

    3 projects | /r/FPGA | 20 Apr 2022