litex
Build your hardware, easily! (by enjoy-digital)
SaxonSoc
SoC based on VexRiscv and ICE40 UP5K (by SpinalHDL)
Our great sponsors
| litex | SaxonSoc | |
|---|---|---|
| 29 | 1 | |
| 2,683 | 141 | |
| - | 2.1% | |
| 9.7 | 5.0 | |
| 4 days ago | 25 days ago | |
| C | Scala | |
| GNU General Public License v3.0 or later | MIT License |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
litex
Posts with mentions or reviews of litex.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-11-06.
-
FPGA Dev Boards for $150 or Less
https://github.com/enjoy-digital/litex
they have tutorials, you can get compatible boards for around $20
-
Need help to build a RISC-V Processor on Artix-7 FPGA: Final Year Engineering Project Guide
With LiteX you can synthesize a VexRiscV processor. You can run Linux on it. The toolchain is pretty easy to use, as long as you use Xilinx Vivado to compile to gateware.
-
Sunset TCL scripts ?
LiteX is a great example of a Python-first flow. However, they have chosen not to subordinate the scripting environment to a GUI toolchain - EDA vendors are unlikely to choose the same trade.
- synthesizing and using the Ibex RISC-V core
-
Been messing around with litex and migen on my Tang Primer 20K
To lean these: https://github.com/enjoy-digital/litex, https://github.com/m-labs/migen
- CPU design for college project
- How can I learn about RISC-V and use case? I want to do a project for begginers
-
How Much Would It Cost For A Truly Open Source RISC-V SOC?
If you use LiteX to generate a VexRiscV system-on-a-chip, you can include an open source DDR DRAM PHY. This works on Xilinx Spartan-6, Spartan7Artix7/Kintex7/Virtex7 FPGAs, and Lattice ECP5 FPGAs. DDR/LPDDR/DDR2/DDR3 depending on the FPGA.
- LiteX: Build Hardware Easily
-
Using FPGAs for computations as a beginner
I am interested in trying out FPGAs for the purpose of running specific calculations more efficiently. Since the calculations themselves are quite complex, I would need to be able to program in a relatively high-level language. I've seen that designing SoC in Python is possible, for example with Litex (https://github.com/enjoy-digital/litex) or Amaranth (https://github.com/amaranth-lang/). I don't want to spend hundreds of hours learning about FPGAs, but I'm prepared to take on a challenge.
SaxonSoc
Posts with mentions or reviews of SaxonSoc.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2021-05-26.
-
How many more years until we have a completely open source RISC-V SOC?
Most of them might still be missing on the ASIC side, but already exist to some extent on the FPGA side. Litex (https://github.com/enjoy-digital/litex/) is adding support for the USB host (ohci-compatible) developed for Saxon (https://github.com/SpinalHDL/SaxonSoc), in addition to the DRAM, Ethernet (MII, GMII, some RGMII), micro-sd, UART, HDMI framebuffer, ... peripherals that are already supported.
What are some alternatives?
When comparing litex and SaxonSoc you can also consider the following projects:
nmigen-tutorial - A tutorial for using nmigen
riscv-boom - SonicBOOM: The Berkeley Out-of-Order Machine
SpinalHDL - Scala based HDL
litedram - Small footprint and configurable DRAM core
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
openwifi - open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
hdcp
verilog-ethernet - Verilog Ethernet components for FPGA implementation
rocket-chip - Rocket Chip Generator
cva6 - The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux