SaxonSoc

SoC based on VexRiscv and ICE40 UP5K (by SpinalHDL)

SaxonSoc Alternatives

Similar projects and alternatives to SaxonSoc

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a better SaxonSoc alternative or higher similarity.

SaxonSoc reviews and mentions

Posts with mentions or reviews of SaxonSoc. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-05-26.
  • How many more years until we have a completely open source RISC-V SOC?
    6 projects | /r/RISCV | 26 May 2021
    Most of them might still be missing on the ASIC side, but already exist to some extent on the FPGA side. Litex (https://github.com/enjoy-digital/litex/) is adding support for the USB host (ohci-compatible) developed for Saxon (https://github.com/SpinalHDL/SaxonSoc), in addition to the DRAM, Ethernet (MII, GMII, some RGMII), micro-sd, UART, HDMI framebuffer, ... peripherals that are already supported.

Stats

Basic SaxonSoc repo stats
1
141
4.8
20 days ago

SpinalHDL/SaxonSoc is an open source project licensed under MIT License which is an OSI approved license.

The primary programming language of SaxonSoc is Scala.


Sponsored
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com