SaaSHub helps you find the best software and product alternatives Learn more →
Top 6 Scala Rtl Projects
-
Project mention: Calyx: Intermediate Language for Hardware Accelerators | news.ycombinator.com | 2024-02-26
My first instinct was to ask "Does this play well with CIRCT?" And thankfully they answer that right away in the README.
I'm personally of the opinion that there is a LOT of room for improvement in the hardware design tooling space, but a combination of market consolidation, huge pressure to meet deadlines, and an existing functional pipeline of Verilog/VHDL talent is preventing changes.
That's not to say "Verilog/VHDL are bad", because clearly they've been good enough to support nearly all of the wonderful designs powering today's devices. But it is to say, "the startup scene for hardware will continue to look anemic compared to the SaaS scene until someone gives me all of the niceties I have for building SaaS tools in software."
A huge amount of ideas (and entire designs) start off as software sims, which enables kernel/compiler engineers to start building out support for new hardware before it's manufactured.
There is some interesting work going on at SiFive building hardware with Chisel[1], as well as some interesting work lead by a professor at William and Mary to improve simulations[2].
-
-
WorkOS
The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
-
Project mention: Is RISC-V ready for HPC? Evaluating the 64-core Sophon SG2042 RISC-V CPU | news.ycombinator.com | 2023-12-10
-
I'd love to see textual preprocessors kinda banned. Or at least done upstream and outside of the language. You can't both be and also have a textual preprocessor defined internally. It doesn't work.
I really like what Zig and C++ are doing with `const`.
https://ikrima.dev/dev-notes/zig/zig-metaprogramming/
Have you looked at Spinal?
-
-
Scala Rtl related posts
- 1800-2023 – IEEE Standard for SystemVerilog
- I may be creating an abomination
- In your opinion, what is the most advanced open source softcore processor?
- PyXHDL - Python Frontend For VHDL And Verilog
- Semidynamics Unveils First Customizable RISC-V Cores for End Users
- Alternate HDL language and Physical Design/EDA tools?
- What universities have good PhD programmes in digital design?
-
A note from our sponsor - SaaSHub
www.saashub.com | 17 Apr 2024
Index
What are some of the best open-source Rtl projects in Scala? This list will help you:
Project | Stars | |
---|---|---|
1 | chisel | 3,696 |
2 | rocket-chip | 2,990 |
3 | riscv-boom | 1,584 |
4 | SpinalHDL | 1,506 |
5 | riscv-mini | 488 |
6 | SaxonSoc | 140 |